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ABSTRACT 
 
Full Name : Karama Mohammed Karama AL-Tamimi 
Thesis Title : Design of Low Voltage Low Power Current Mode Analog 
Computational Unit Using MOSFETs in Weak Inversion 
Major Field : Electrical Engineering 
Date of Degree : December, 2012 
 
The major objective of this research is to design low-voltage current-mode logarithmic 
and exponential circuits using MOSFETs in weak inversion region. In this regard, two 
different structures for current-input current-output logarithmic amplifiers and 96dB 
linear exponential function generator are proposed. The proposed circuits are simulated 
with standard CMOS 0.35µm process technology to validate the theoretical analysis. 
Simulation results confirm that the proposed structures achieve the required goals in 
terms of low voltage operation and low power consumption while at the same time show 
stable performance with temperature and process variations. To demonstrate the 
effectiveness, logarithmic and exponential circuits are used as core cells to introduce 
different analog signal processing applications such as computational circuit and variable 
gain amplifiers (VGAs). 
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 ملخص الرسالة
 
 
 كرامه بن محمد كرامه التميمي: ل سم الكامالإ
 
ترانزستورات بإستخدام معالج إشارات تماثلية قليل الإستهلاك للجهد والطاقة تصميم ومحاكاة  : عنوان الرسالة
 تعمل في منطقة تحت جهد العتبة TEFSOM
 
 الهندسة الكهربائية : التخصص
 
 2012ديسمبر   :تاريخ الدرجة العلمية
 
 
 والطاقة جهدلالأستهلاك ل ةالأسية قليلالدالة و ياللوغاريتم المكّبر  الهدف الرئيسي من هذا البحث هو تصميم دوائر
لصدد، تم تصميم اهذا في ). تحت جهد العتبة(في منطقة الإنقلاب الضعيف  sTEFSOMترانزستورات  بإستخدام
نطاق خرج خطي واسع يصل إلى ة لها أسي ّ ةدالّ  دائرةبالإضافة إلى  بنمط التيارر اللوغاريتمي للمكب ّدائرتين مختلفة 
. للتحقق من صحة التحليل النظري mµ53.0 SOMC محاكاة الدوائر المقترحة بواسطة تكنولوجيا  تم. Bd69
 نتائج المحاكاة تؤكد أن الدوائر المقترحة تحقق الأهداف المطلوبة من حيث الإستهلاك القليل للجهد والطاقة، وفي
للتدليل على فعالّية الدوائر و. توافق في النبائطالمع تغّير درجة الحرارة أو عدم الوقت تظهر أداء مستقر  ذات
مثل دائرة لتطبيقات معالجة الإشارات التناظرية  مختلفة أنظمةتم إستخدامها في تصميم اللوغاريتمية والأسّية، 
 .)sAGV( والمكبرات ذات الكسب المتغّيرالعمليات الحسابية 
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CHAPTER 1 
 
INTRODUCTION 
 
 
1.1 Motivation 
With the rapid advance in technology and applications, ultra low power systems are 
required in many applications such as portable or mobile battery powered devices, 
systems that function by harvesting power from environment, systems where heat 
dissipation should be minimized, complex systems and systems where the overall cost is 
function of the size of the system. Many techniques have been proposed to develop 
circuits that dissipate low power. One of these techniques is design circuits using 
MOSFETs in subthreshold that allow generating current in the range of nano-ampers.   
The need to carry out signal processing on the signals in its analog form will assure faster 
and lower design cost. Moreover, with the development of new technologies and the 
advent of portable battery powered systems; for example wireless sensors networks, 
biomedical circuits, cell phones, there is an increasing interest in energy-aware circuit 
design techniques. 
As the scale of integration keeps growing, more and more sophisticated signal processing 
systems are being implemented on a VLSI chip. These signal processing applications not 
only demand great computation capacity but also consume considerable amounts of 
energy. While performance and area remain to be two major design goals, power 
consumption has become a critical concern in today’s VLSI system design [1]. The need 
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for low-power VLSI systems arises from two main forces. First, with the steady growth of 
processing capacity per chip, large current has to be delivered and the heat due to large 
power consumption must be removed by proper cooling techniques. Second, battery life 
in portable electronic devices is limited. Low power design directly leads to prolonged 
operation time in these portable devices. 
Also, with shrinking technology sizes, energy efficiency has become a critical aspect of 
designing digital circuits. Traditionally, voltage scaling, a mechanism in which the supply 
voltage is varying and the threshold voltage is constant, has been an effective solution in 
meeting stringent energy requirements. However, voltage scaling does come at a cost of 
reduction in performance. The limits of voltage scaling, and therefore energy 
minimization, can be explored by operating a circuit at subthreshold [2]. In subthreshold 
circuits, the supply voltage is reduced well below the threshold voltage of a transistor. 
Due to the significant reduction in power with respect to the supply voltage, subthreshold 
circuits are classified as ultra low power circuits. Specifically in application areas where 
speed can be sacrificed for low power, subthreshold circuits are ideal fit e.g. medical 
applications and battery operated devices such as cellular phones. 
Also, there is increasing demand for more logic functionality: that is, an IC must be 
capable of performing more functions, particularly as a combined set of designs on a 
single chip. 
Today’s designers have to make some important decisions among the conflicting limits on 
IC operation that are imposed by performance demands and reliability constraints. 
Examination of the key issues involved in MOSFET design for high-performance ICs can 
help guide designers out of this dilemma. These issues include the operating limits 
imposed by the differing requirements of speed, reliability, and power dissipation. In 
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addition, conflicts involving process complexity and manufacturing cost go beyond the 
trade-offs that apply to operation. We can link the emerging trend of decreasing the 
supply voltage (VDD) to this second trade-off, as supply voltage reduction enables active 
power reduction with increased performance. While the supply voltage can be reduced, 
constraints due to increasing numbers of transistors per IC, combined with more 
aggressive passive power requirements, make it impossible to further reduce the designed 
MOSFET threshold voltage [3]. 
 
1.2 Why Low Power Designs 
Even when power is available in nonportable applications, the issue of low power design 
is becoming critical. Up until now, this power consumption has not been of great concern, 
since large packages and other cooling techniques have been capable of dissipating the 
generated heat. However, as the density and size of the chips and systems continue to 
increase, the difficulty in providing adequate cooling might either add significant cost to 
the system or provide a limit on the amount of functionality that can be provided [4]. 
While the power dissipation increases linearly as the years go by, the power density 
increases exponentially, because of the ever-shrinking size of the integrated circuits. If 
this exponential rise in the power density were to increase continuously, a microprocessor 
designed a few years later, would have the same power as that of the nuclear reactor. Such 
high power density introduces reliability concerns such as, electromigration, thermal 
stresses and hot carrier induced device degradation, resulting in the loss of performance. 
Thus, it is evident that the methodologies for the design of low power digital systems are 
needed. 
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Another factor that fuels the need for low power chips is the increased market demand for 
portable consumer electronics powered by batteries. The craving for smaller, lighter and 
more durable electronic products indirectly translates to low power requirements. Battery 
life is becoming a product differentiator in many portable systems. Being the heaviest and 
biggest component in many portable systems, batteries have not experienced the similar 
rapid density growth compared to the electronic circuits. For battery-portable systems 
running on batteries such as, laptops, cellular phones and personal digital assistants 
(PDAs), low power consumption is a prime concern, because it directly affects the 
performance by having effects on battery longevity. In this situation, low power VLSI 
design has assumed great importance as an active and rapidly developing field. Hence, 
motivated by emerging battery operated applications that demand intensive computation 
in portable environments such as pacemakers and cellular phones etc, techniques are 
investigated which reduce power consumption in CMOS circuits, by operating the devices 
at low currents and low voltages. It is known that MOSFET devices and circuits 
especially CMOS circuits consume relatively low power. But there seems to be a need to 
reduce this power further to prolong the life of battery [5]. 
 
1.3 Why Analog Design 
The world around us is analog, and the need to carry out signal processing on the signals 
in its analog form will assure faster and lower cost designs. Moreover, with the 
development of new technologies and the advent of portable battery powered systems; for 
example wireless sensors networks, biomedical circuits, cell phones, there is an increasing 
interest in energy-aware circuit design techniques.  
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Low voltage and low power design techniques are, therefore, attracting the interest of 
both manufacturers and users. Subthreshold operation of MOSFETs, in which the power 
supply voltage is lowered to below the transistor threshold voltage, enables drastic 
savings when energy rather than speed is the primary constraint. Operating the MOSFET 
in subthreshold region is, therefore, a possible approach to achieve low voltage and low 
power design. 
While CMOS circuits operating in the subthreshold region have been inadequate for high 
speed applications, they have been used in applications that require ultra low power 
dissipation. With technology scaling, power supply and threshold voltage continue to 
decrease to satisfy high performance and low power requirements. This led to designing 
many circuits and systems using MOSFETs operating in the subthreshold region.  As an 
example, today medical and wireless applications, requiring ultra low power dissipation 
with low-to-moderate performance (10kHz-100MHz), are designed using this approach.  
Another example is the sensory information processing systems in wireless sensor 
networks. These systems employ MOSFETs operating in subthreshold region to minimize 
power dissipation and increase the life time of the battery.  Recently, current-mode 
circuits employing MOSFETs working in the subthreshold region have been used to 
implement high performance contrast sensitive silicon retina.  
 
1.4 Why Current-Mode Operation 
The need for low voltage and low power designs for portable operation of electronic 
systems and biomedical instruments is highly required. Current-input current-output 
circuits are more attractive than their voltage-mode counterparts in such applications 
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where low power consumption and long battery life are key factors. The reason is if the 
input and output signals are currents, then the circuit performance is completely 
determined by currents and the voltage levels are irrelevant in determining the 
performance. Usually, the nodes inside current mode circuits are low-impedance nodes. 
Thus, the voltage swings are usually small and, therefore, operation from low-voltage 
supplies is feasible. With low impedance nodes, the time constant of the circuits is 
relatively low and this results in wide bandwidth circuits. Moreover, in current mode 
circuits high gain is mostly not required. This results in simpler hardware structures. This 
justifies the growing range of applications of current mode circuits; for example, in neural 
networks, microwave and optical systems, continuous time filters and sampled data filters 
[6]. 
 
1.5 Operation of MOSFET devices at Different Inversion Levels 
MOSFET devices in amplifier stages typically operate in their active (saturation) regions. 
However, within the active region a device may be biased to the strong inversion region, 
the moderate inversion region, or the weak inversion region. In weak inversion, the 
number of free carriers in the channel is small enough to lead to negligible drift current, 
but diffusion current flows as the MOSFET operates more like a bipolar junction 
transistor [7]. The gate-to-source voltage is near the threshold voltage and very small 
channel current densities exist in this situation. As gate-to-source voltage increases, more 
carriers are induced in the channel and drift current becomes more significant. In the 
moderate inversion region, drift and diffusion components are comparable. Strong 
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inversion is reached as the gate-to-source voltage increases to the point that drift current 
dominates the drain current. 
 
 
 
 
 
 
 
 
 
 
Figure 1.1 Drain current as a function of effective voltage [7] 
 
A. Strong Inversion Region 
The strong inversion region is perhaps the most commonly used among the three regions. 
Basic circuit design courses often confine discussion of MOSFET circuits to operation in 
this region since analytic equations are readily available. In the strong inversion region, 
variation of drain current with gate-to-source voltage is given by [7] 
 
   
    
 
 
 
 
         
                                                                             (1.1) 
 
Where Vth is the nominal threshold voltage,   is the channel length modulation factor, and  
     is the drain-to-source pinchoff voltage. 
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  B. Moderate Inversion Region 
As      (            ) increases, more carriers are induced in the channel and drift 
current becomes more significant. In this region, drift and diffusion currents are 
comparable. Increased gate-to-source voltage leads to the strong inversion region when 
drift current dominates the diffusion component. Although an inversion coefficient can be 
defined to characterize the level of inversion [7], it can be approximately defined by the 
gate-to-source voltage. The lower end of the weak inversion region is the subthreshold 
region that exists for values of     less than Vth when positive drain current flows. As     
ranges from subthreshold values up to about 20 mV above Vth, the device is in the weak 
inversion region. From a value of 20 mV above VT to a     of approximately 220 mV the 
device operates in the moderate inversion region [7]. Above this value of     drift current 
dominates and the device is in the strong inversion region. 
 
C. Weak Inversion Region 
Weak inversion mode is the region when a MOSFET transistor gate-to-source voltage     
is below the threshold voltage    . Whereas the drain current has a near-square law 
variation in the strong inversion region, the approximate relation between drain current 
and gate-to-source voltage in the weak inversion region is given by [7] 
 
        
 
                
   
 
    
  
   
  
 
                                                                     (1.2) 
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where         
  
 
  
  is the leakage current of the MOSFET,     is the gate-to-source 
voltage,     is the threshold voltage of the MOS transistor, n (1 ≤ n ≤ 3) is the weak 
inversion slope factor,    is the body-source voltage, and    
  
 
 is the thermal voltage 
(≈25mV at room temperature). K is Boltzmann constant (           
 
   ), T is 
temperature in degree Kelvin and q is charge of an electron (          ),   
  
       
 
  
  is the process transconductance parameter (     
  
 
  
 
  
 ),     is the 
mobility of charge carriers 
   
   
 ,     
   
   
 
    
   
 is the normalized oxide capacitance 
(capacitor per unit gate area  
 
  
 ),     is the permittivity of the silicone oxide  
 
 
    ,     
is thickness of the oxide layer     and 
 
 
 is the transistor aspect ratio. 
If        and      , then equation (1.2) can be rewritten as follows: 
 
        
 
       
   
 
                                                                                                         (1.3)   
 
As MOSFET integrated circuit technology has evolved to exploit smaller and smaller 
device structures, it has become increasingly important in recent years to look more 
closely at the minority carriers present under the gate when the gate-to-source voltage is 
less than the threshold voltage, i.e. in what is called the “sub-threshold” region. These 
carriers cannot be totally neglected, and play an important role in device and circuit 
performance. At first they were viewed primarily as a problem, causing undesirable 
“leakage” currents and limiting circuit performance. Now it is recognized that they also 
enable a very useful mode of MOSFET operation, and that the sub threshold region of 
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operation is as important as the traditional cut-off, linear, and saturations regions of 
operation [9]. 
 
1.6 Literature Review 
Over the last decade researchers have looked for implementation of known functions 
using MOSFET in weak inversion region such as non-linear functions, e.g. logarithmic 
and exponential, and computational functions like multiplier, divider, squarer and square 
rooter. They have looked for the low-voltage and low-power (LVLP) configurations so 
that it can be proper for many battery powered applications like Short Range Wireless and 
biomedical applications. 
Operating the MOSFETs in subthreshold region is one approach to achieve low voltage 
and low power design. However, in the past, CMOS circuits using MOSFETs operating in 
subthreshold region have been inadequate for high speed applications, but have been used 
in applications that require ultra low power dissipation. With technology scaling, power 
supply and threshold voltage continue to decrease to simultaneously satisfy high 
performance and low power requirements. This leads to designing many circuits and 
systems using MOSFETs operating in subthreshold region.  As an example, medical and 
wireless applications, require ultra low power dissipation with low-to-moderate 
performance (10 kHz-100MHz) are designed using this approach [10]. A current-mode 
exponential circuit using MOSFETs in weak inversion region was reported in [11]. This 
circuit approximates the exponential function through Taylor’s series. Then, it has been 
concluded that it is power efficient. The supply voltage is 1V and the power consumption 
is 3.5uW. On the other side, the drawback of this circuit is the limited output range (with 
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the reference IB=300 nA, Iout varies from 1.37IB to 3.65IB, the output dynamic range is 
limited to 8.5dB). Another exponential function based on MOS transistors operating in the 
weak inversion region is presented in [12]. The proposed circuit has the advantage of 
being simple and small size (i.e. number of transistors). In [13] a new current-mode 
analog circuit configuration that implements the logarithmic function using BJT is 
proposed. The major advantage of this circuit realization compared to previously 
published circuits is that it can perform the logarithmic function for whatever of input 
greater or smaller than unity. A new Low-Voltage Low-Power (LVLP) CMOS current-
mode circuit that performs divide and 1/x functions is reported in [14]. 1V power supply 
has been used. The disadvantage of this circuit is that the input signal can’t be negative. 
CMOS current-mode n
th
-root circuit with only six transistors has been proposed in [15]. 
The input current-range is very wide from 120nA to 40uA with relative errors less than 
1% for n greater than 2. 
Gilbert in 1975 [16] has developed the Translinear Principle (TL) which is very useful in 
today's electronics area. Many researchers have implemented a variety of circuits based 
on this principle, mainly using BJTs and also MOS transistors in strong as well as weak 
inversion regions see for example [17],[18]. In [19], family of very low-power and low 
voltage analog building blocks that are based on MOSFET translinear loops has been 
presented. However the major drawbacks of these circuits are the effects of device 
mismatches and the limited gate-bulk operating voltage. In [20] analytical framework of 
CMOS translinear circuits in the subthreshold MOSFET has been presented. Among the 
few literatures reported, a current-mode squarer/divider circuit is proposed in [21] based 
on CMOS translinear loop. However the circuit operates at 1.5 V and consumes 150µW 
power. Square root circuit discussed in [22] is a typical example of classical exploitation 
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of TL principle using BJTs. Though dynamic range of the circuit is high, due to device 
mismatch some appreciable errors are observed in output current. In [23] and [24] 
squaring circuit using MOSFETs in strong inversion has been presented. In strong 
inversion the current-voltage relationship is quadratic in nature and not exponential like in 
subthreshold and as a result their implementation yield an output current expression with 
additional terms along the required square function. 
 
1.7 Problem Definition 
From the literature review it appears that the logarithmic, exponential and computational 
circuits are important blocks and widely used in designing various analog systems. The 
drain-to-source current in MOSFET operating in weak inversion region,     in equation 
(1.3), is strongly dependent on temperature and process variation and, is additionally, 
exponentially proportional to the voltages differentiate           . It is the aim of this 
thesis to design and simulate CMOS current-input current-output logarithmic and 
exponential functions meet the low voltage and low power requirements while they 
simultaneously feature the attractive characteristics of simplicity, only MOSFETs used,  
high accuracy and insensitive to temperature variation. To verify the efficiency of these 
functions different analog signal processing systems like variable gain-amplifier and 
computational circuits will be developed based on these cells. The attractive properties of 
log-antilog make them powerful to perform multiple functions in terms of 
programmability instead of designing different circuits and then additional circuit will be 
needed for programmability. Figure (1.2) illustrates the proposed architecture. 
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1.8 Thesis organization 
The thesis work is presented as follows. In Chapter 2 Logarithmic and Exponential 
circuits are introduced and discussed as core cells. Chapter 3 presents new types of 
variable-gain attenuator, namely logarithmic-control variable-gain attenuator (LCVGA), 
and exponential-control variable-gain amplifier with extended output dB-linear range. 
Chapter 4 presents the proposed log-antilog based analog computational circuits to 
perform multiplication, division, squaring, inverse and cube-law functions. The 
conclusions and suggestions for future work are discussed in Chapter 5. 
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Figure 1.2 Proposed analog functions realizations using the Log-Antilog circuits 
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CHAPTER 2 
 
 
CMOS CURRENT-MODE LOGARITHMIC AND 
EXPONENTIAL FUNCTIONS 
 
 
2.1 CMOS Logarithmic Function Circuit 
2.1.1 Introduction 
Logarithmic amplifier is a non-linear device that produces an output that is proportional to 
the logarithm of the input. In certain applications, a signal may be too large in magnitude 
for a particular system to handle. In such cases, the signal voltage/current must be scaled 
down by a process called signal compression so that it can be properly handled by the 
system. If a linear circuit is used to scale down the amplitude of the signal, the lower 
voltages/currents are reduced by the same percentage as the higher voltages/currents. 
Linear signal compression often results in lower voltages /currents becoming obscured by 
noise and difficult to accurately distinguish. To overcome this problem, a signal with 
large dynamic range can be compressed using a logarithmic circuit. In logarithmic signal 
compression the higher voltages/currents are reduced by a greater percentage than the 
lower voltages, thus keeping the lower voltage/current signals from being lost in noise 
[25]. Figure (2.1) shows the basic concept of the signal compression with linear and 
logarithmic systems. 
16 
 
 
Linear 
Signal Compression 
 
 
Logarithmic 
Signal Compression 
 
This portion of the signal  
may be lost when compressed  
to a very small amplitude 
Large voltages/currents are reduced 
more than small voltages/currents 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.1 The basic concept of signal compression with a logarithmic amplifier 
 
Moreover, the circuits that perform such characteristics are also widely used in many 
other applications; for example, medical equipment, instrumentation, telecommunication, 
active filters, disk drives, neural networks, applications that require compression of analog 
input data, linearization of transducers that have exponential outputs, and analog 
multiplication and division. This explains continuous interest in developing logarithmic 
function circuits manifested by the relatively large number of publications in this area; see 
for example Refs. [26–32] and the references cited therein. However, all these realizations 
have at least one of the following drawbacks: 
 Absence of low voltage operation capability [26, 28, 30] 
 Limited dynamic range [26, 27, 28, 31] 
 Employment of BJT transistors [26, 30, 31] 
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 Doesn’t enjoy Current-Mode operation [26, 28, 29, 31] 
 Cannot realize a true logarithmic function circuit where the ratio is larger or smaller 
than unity [26, 27, 31, 32] 
 Temperature dependent [26, 28-32] 
 Relatively high power consumption [31, 32] 
 No controllability [26, 27, 28, 31] 
 To some extent, linearity error is high [28, 31, 32] 
 Use passive elements i.e. resistors [26, 27, 30, 31] 
 Complexity [31, 32] 
In the most recent published works [26-28], voltage-mode logarithmic converter is 
presented [26] and voltage-current logarithmic circuit is reported in [28]. However, these 
two realizations are temperature dependent. Current-mode logarithmic function generator 
was presented in [27]. This circuit can realize a logarithmic function of the form: 
     
   
     
   
   
   
  
Where N (the ratio between the biasing currents) is a constant,      is the output current, 
    and     are biasing currents and     is the input current. However, since       must be 
positive, then the condition         must be satisfied. Thus, the circuit cannot realize a 
true logarithmic function circuit where     and     can attain arbitrary positive values and 
     can attain any positive or negative value.  
The major intention of this work is, therefore, to develop a current-input current-output 
circuit capable of performing        and          in CMOS technology for any value 
of   larger or smaller than unity, working under low voltage supply and consumes low 
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power while it simultaneously features with simplicity, good accuracy, temperature 
independent. 
 
2.1.2 First Proposed Design 
A new scheme for a controllable CMOS low-voltage and low-power current mode 
logarithmic function circuit is introduced. The proposed design absorb normalized input 
range (27.1dBm), has controllable output amplitude, high accuracy and insensitive to 
temperature variation (0.036nA/1℃), while it simultaneously features the attractive 
characteristics of simplicity, operates under very low power supply (±0.5V), and 
consumes an ultra low power (0.3μW). The functionality of the proposed topology is 
confirmed using HSPICE with 0.35μm CMOS process. 
 
2.1.2.1 Design Principle 
Based on Taylor’s series expansion, the exponential function can be approximated as 
expressed below: 
       
  
  
 
  
  
   
  
  
                                                                               (2.1) 
Where   is the independent variable and If   is much smaller than one (   ), then the 
higher order terms in Taylor’s approximation can be neglected and (2.1) can be written as: 
       
  
  
                                                                                                     (2.2) 
According to equation (2.2), one can write 
        
  
  
                                                                                                   (2.3) 
Subtracting equation (2.3) from equation (2.2) we can easily get: 
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The error between                    is plotted in figure (2.2). The error can be less 
than      while the input variable       . 
 
 
 
 
 
 
 
Figure 2.2 Error between                   
 
With reference to the exponential function generator cell shown in figure (2.3) where    is 
the bias current [33-34], and assuming that both M1 and M2 are perfectly matched and 
both of them are biased in the weak inversion region, using equation (1.2) and assuming 
       , the currents    and    can be expressed as [35] 
 
           
                 
   
                                                                                   (2.5) 
and 
           
                 
   
                                                                                   (2.6) 
 
From equations (2.5) and (2.6) we will get 
          
       
   
                                                                                                      (2.7) 
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Figure 2.3 Basic exponential function circuit (a) Circuit (b) Symbol [33] 
 
2.1.2.2 Proposed Design 
The block diagram of the proposed current-mode logarithmic circuit is shown in figure 
(2.4). The transistor level and layout of the proposed design is shown in figure (2.5) (a) 
and (b) respectively. With reference to figure (2.5), the current    is the bias current,    
and    are the two input current signals and      is the output current. 
 
 
 
 
 
 
 
 
 
 
Figure 2.4 Block diagram of the proposed logarithmic circuit design 
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(b) 
 
Figure 2.5 Proposed logarithmic circuit (a) transistor level (b) post-layout  
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The drain currents in transistors M2 and M6 are given by: 
          
       
   
                                                                                                      (2.8) 
          
       
   
                                                                                                      (2.9) 
Equation (2.9) can be rewritten as: 
          
        
   
                                                                                                  (2.10) 
The drain current for transistor M8 is the same as the drain current I6 
                                                                                                                (2.11) 
From (2.8), (2.10) and (2.11), the output current is given by: 
            
       
   
      
        
   
                                                                    (2.12) 
Using equation (2.4) and with the term 
       
   
   , it is easy to show that 
          
       
   
                                                                                                     (2.13) 
Transistors    and    are used to convert the input currents    and    to voltages    and 
   respectively in logarithmic form as shown in equations (2.14) and (2.15), respectively: 
                      
  
   
                                                                   (2.14) 
                      
  
   
                                                                  (2.15) 
combining equations (2.15) and (2.14) to get: 
 
       
   
     
  
  
                                                                                                        (2.16) 
Substituting equation (2.16) in (2.13); the output current      will be expressed by: 
           
  
  
                                                                                                            (2.17) 
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Equation (2.17) implements a current-mode logarithmic function circuit. If the current    
is kept constant, the output current      is proportional to the logarithm of     , and its gain 
can be adjusted by the bias current   . Since the transistors in figure (2.5) are biased in the 
weak inversion region, the power consumption of the proposed circuit is very low. 
Moreover, in the proposed circuit, there are only two transistors stacked in the electric 
path between the voltage supply and the ground, therefore the proposed design is suitable 
for low supply voltage. To assure the MOSFET is operating in weak inversion forward 
saturation,         and         [35-37]. 
 
2.1.2.2.1 Mismatch Analysis 
In real implementation there is always mismatch between the transistors. Referring to 
figure (2.5), assume that the threshold voltage of M3 and M4 are              and 
            and leakage currents are              and             , then equations 
(2.14) and (2.15) can be rewritten as 
                      
  
           
                                               (2.18) 
                      
  
           
                                               (2.19) 
combining equations (2.18) and (2.19) to get 
     
   
    
  
  
     
           
           
   
               
   
                                                    (2.20) 
according to equations (2.13) and (2.20), the output current can be rewritten as: 
           
  
  
        
           
           
      
               
   
                                      (2.21) 
Inspection of equation (2.21) clearly shows that the output current of the logarithmic 
circuit comprises three current components. The desired component that is proportional to 
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the logarithmic of the input current in addition to two undesired components. The two 
undesired components are constant current components. 
 
2.1.2.3 Simulation Results 
The developed circuit was simulated using HSPICE level 49  which is equivalent to EKV 
model in 0.35μm 2p4m CMOS process technology and the results were obtained with 
       ,          and VDD=-VSS=500 mV. The aspect ratios of transistors in figure 
(2.5) are listed in table (2.1). The output current was measured by forcing it through a 
grounded load resistor      . The simulated and calculated results are shown in figure 
(2.6). As the input current    varies from      to       (while        ), the 
measured output dynamic range is around      . It appears from figure (2.6) that the 
simulated results are in very good agreement with the required function which confirms 
the functionality of the developed design. It can be seen that at           the output 
current will be Zero.  
 
Table 2.1 Dimension ratios of transistors of figure (2.5) 
Transistor 
Aspect Ratios W/L 
μm/μm 
M1-M2 1.4/0.35 
M3-M4 6.3/0.35 
M5-M6 1.4/0.35 
M7-M8 1/1 
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Figure 2.6 Simulated and calculated results (a) linear scale (b) semi-log scale 
 
 
 
 
 
 
 
 
 
 
Figure 2.7 Log and transfer characteristic of the proposed design  
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Figure (2.7) shows the simulation results of the proposed design when the input current, 
   is normalized to a reference current equal to    . 
The gain term ‘  ’ was varied and the corresponding output response is shown in figure 
(2.8). As clearly seen in figure (2.8), the output current can be adjusted by the current   . 
The results also demonstrate that a larger output dynamic range can be obtained by 
increasing the current   . 
The error between the simulated results and the theoretical values calculated by equation 
(2.17) is defined by the following formula: 
 
       
                                 
                 
                                                         (2.22) 
 
The maximum simulated error was 4% which occurred at normalized current 
  
  
       
and         ; however most of the simulated errors are less than 4%. The simulated 
maximum power consumption for the proposed circuit is 0.284µW which happened at 
                    . 
The temperature independency of the proposed design has been confirmed, the 
temperature was varied from -25 to +75   (i.e. 100℃ variation range) and the output 
current was monitored. The output current was normalized to its current at level +25   
and it appears from Figure (2.9) that      is insensitive to temperature variation. At    
equal to 300nA, the output current      was 53.3nA, 53.72nA, and 54.82nA for T equal to 
-25℃, 25℃ and 75℃ respectively while the nominal value is 52nA. The maximum 
deviation from the nominal value is 2.82nA which happened at 75℃. In other words, the 
max deviation is 0.0376nA per 1℃ as illustrated below: 
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Figure 2.8 Varying the gain using the bias current    
 
Figure (2.10) shows the output current waveform for the triangular input wave signal of 
280nA peak to peak and f=10 kHz. From figure (2.10) the functionality of the proposed 
design is confirmed. With reference to equation (2.17), in case of    is the input signal and  
   is kept constant then the          function can be realized. Figure (2.11) shows the 
results. The circuit was also simulated for frequency response. The -3dB bandwidth is 
found to be 5.7MHz as shown in figure (2.12). 
Table 2.2 summarizes the performance of the introduced logarithmic circuits (first and 
second designs) compared to the most recent published works.  
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Figure 2.9 Simulation for temperature insensitivity 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.10 Triangular wave response 
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Figure 2.11 Results of the          relization 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.12 Frequency response 
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2.1.2.4 Discussion 
In this design, a new logarithmic function circuit is proposed. The circuit enjoys attractive 
features at once. It offers highly accurate logarithmic function of the form of equation 
(2.17) for any value of    larger or smaller than   . The introduced design is good for 
integration since it uses only MOSFET transistors. The performance of the proposed 
logarithmic circuit has been verified using HSPICE tool and with 0.35 μm process, where 
both controllability and temperature independency have been considered. The circuit 
consumes around 0.3μW and has less than 4% linearity error. The proposed low-voltage 
and low-power circuit is expected to be useful in many analog signal processing 
applications. When the current    is increased, the simulated error is also increased. One 
of the reasons is due to the neglect of the higher order terms in equation (2.1).  Another 
reason is that the larger    will results in larger      and larger      will drive the MOS3 
transistor into strong region; therefore the V-I characteristics can no longer be 
exponential. 
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Table 2.2 Performance comparison  
 
Parameter 
Performance 
[26] [27] [28] This work 
Process 0.18μm BiCMOS 0.5μm CMOS 0.18μm CMOS 
0.35  , 2p4m 
CMOS 
No. of transistors 9 (2 BJT) 21 4 8 
Passive elements e.g. 
R & C 
Two resistors Two resistors Non Non 
Operation Region Active (BJT) Weak inversion Weak inversion Weak inversion 
Voltage Supply (V)   1.3 -ـــــــ 1.8 ±0.5 
Input\output Voltage\ voltage Current\ current Current\ voltage Current\current 
Max. linearity error 36dB (63%) NA 5% 4% 
Power dissipation 
(μW) 
17750 NA 0.3 0.284 
Gain controllability No Yes No Yes 
True for        
 ? 
Not satisfied Not satisfied Satisfied Satisfied 
Temperature Dependent 
Compensated using a PTAT* 
and resistive cancellation 
technique 
Dependent Independent 
Area NA NA NA 16um x 18um 
 
**
Proportional-to-absolute- temperature (PTAT) 
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2.1.3 Second Proposed Design 
A novel CMOS current-mode controllable low-voltage and low-power logarithmic 
function circuit is introduced. It consists of one Operational Transconductance Amplifier 
(OTA) and two PMOS transistors biased in weak inversion region. The proposed design 
provides high dynamic range, controllable amplitude, high accuracy and it is insensitive to 
temperature variation.  The circuit operates from ± 0.75V power supply and consumes 
0.5μW. The functionality of the proposed circuit was verified by simulation using 
HSPICE with 0.35μm 2p4m CMOS process. 
 
2.1.3.1 Proposed OTA-Based Design 
The proposed design concept is shown in figure (2.13) (a). It consists of an Operational 
Transconductance Amplifier (OTA) and two PMOS transistors, M5 and M6 biased in 
weak inversion region. The physical layout is shown in figure (2.13), (b). 
 
 
 
 
 
 
 
 
 
(a) 
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(b) 
 
Figure 2.13 Proposed Circuit (a) Transistor level (b) Physical-Layout 
 
It is well known that the output current of the OTA is given by: 
                                                                                                                     (2.23) 
where    is the transconductance of the MOSFET pair used in the OTA,    and    are 
the OTA’s two input voltages. Transistors M5 and M6 are biased in weak inversion 
region and are used to convert the input currents    and    to voltages    and 
   respectively in logarithmic form as shown in equations (2.24) and (2.25) respectively: 
                      
  
   
                                                                   (2.24) 
                      
  
   
                                                                   (2.25) 
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Where   and    are the input voltages of M1 and M2 respectively,     is the supply 
voltage,     is the source-to-gate voltage. 
Combining equations (2.24) and (2.25) yields: 
              
  
  
                                                                                                 (2.26) 
Combining (2.26) and (2.23), one can easily get the output current       expressed by: 
             
  
  
                                                                                                      (2.27) 
The transconductance    of the transistor in weak inversion region is given by: 
   
  
   
                                                                                                                       (2.28) 
where    is the drain current of MOSFETs M1 and M2 and is given by: 
   
     
 
                                                                                                                        (2.29) 
From (2.27), (2.28) and (2.29) the output current can be written as: 
     
     
 
    
  
  
                                                                                                         (2.30) 
With reference to equation (2.30), if the current    is fixed, the output current      is 
proportional to the logarithm of the input current    and if    is kept constant, then the 
function           can be realized. The amplitude of the output current can be scaled by 
varying the current       of the OTA. As shown in figure (2.13) (a), the transistors M1-M4 
form the OTA and M7-M8 provide the required bias current. Since M1-M6 are biased in 
the weak inversion region, the power consumption can be very low. Besides, there is only 
three transistors cascoded in the supply voltage path; it can operate under low supply 
voltage. 
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2.1.3.2 Second order effects 
The characteristic of the logarithmic circuit in figure (2.13) was obtained by assuming 
transistors are perfectly matched. In real implementation there is always mismatch 
between the transistors in addition to the body effect error. 
 
A. Mismatch analysis 
If the transconductance,   , where     
  
   
 
     
 
 
  
   
 
       
   
 
   
  of the transistors 
M1-M2 of the proposed logarithmic circuit is not perfectly matched due to a non identical 
slope factor (n) or mismatched aspect ratios  
 
 
  -which directly proportional to the   - 
due to process variation, for example, the transconductance of M1 and M2 is         
and         respectively; then equation (2.23) can be derived again  as 
                                                                                            (2.31) 
According to equation (2.31), and by recalculating equations (2.24)-(2.29), equation 
(2.30) can be rewritten as 
     
     
 
   
  
  
                                                                                 (2.32) 
                                                                                                          (2.33) 
From equation (2.32), it is clear that a current error deviation is generated. 
Moreover, assuming there is threshold voltage,    mismatched between M5 and M6, 
where           and           , respectively then equation (2.26) will be  
            
  
  
                                                                                              (2.34) 
and then recalculate equations (2.24)-(2.29), the equation (2.30) can be rewritten as 
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                                                                                            (2.35) 
         
      
   
                                                                                                             (2.36) 
According to equation (2.35), the output current has two current components. The desired 
component that is proportional to the logarithmic of the input current in addition to 
undesired component. The undesired component is a constant current component. 
Besides the transconductance and threshold voltage mismatch, the leakage current     of 
the MOSFET in subthreshold region is proportional to the aspect ratio of the MOSFET, 
consequently, if the aspect ratios of M5–M6 in figure (2.13) are mismatched due to the 
process variation, it would result in the leakage current of M5–M6 to be not identical; i.e., 
               and                , and by substituting these leakage currents 
into equations (2.24)-(2.25), respectively, and recalculate equations (2.27)-(2.29), as a 
result equation (2.30) can be obtained again as 
     
     
 
   
   
  
   
     
 
   
         
         
                                                                     (2.37) 
Subtracting equation (2.30) from equation (2.37) we get the output current error quantity 
as  
          
     
 
   
         
         
                                                                                       (2.38) 
From equation (2.37) undesired component is generated.  
To further investigate the mismatch effect, assuming that there is a ±10% variation of the 
aspect ratios between M5 and M6. After thirty times iterations, the Monte Carlo analysis 
indicates that, the corresponding maximum deviation is 4.74%. 
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B. Error due to body effect 
In the MOSFET transistors, as the source-to-bulk voltage     increases, the threshold 
voltage     will be also increased. This is called the “body effect”, which can be 
characterized by 
                                                                                                (2.39) 
where      is the zero body bias threshold voltage,   is the bulk-threshold parameter 
(typical value of 0.7  
 
  ) and    is the surface-potential (typical value of 0.6V). To avoid 
this effect, the cascaded MOS transistors should be placed in separated wells, and thus     
will be zero. So, these transistors will have zero body bias threshold voltage. In M3→M8 
transistors bulk is connected to the source, hence       and         , but in M1 and 
M2 transistors      . Considering this mismatch between M1 and M2 transistors where 
          ,            and   is the mismatch term between      and     , 
equation (2.23) can be rewritten as 
                                                                                                           (2.40) 
According to equation (2.40) and then recalculate equations (2.26)-(2.29), the equation 
(2.30) can be rewritten as  
     
     
 
   
  
  
  
      
   
                                                                                            (2.41) 
         
      
   
                                                                                                             (2.42) 
Form equation (2.41), it is clear that the body effect will cause a deviation error. The 
amount of the deviation is indicated in equation (2.42). To prevent this deviation, the 
cascoded MOS transistors should be placed in separated wells. 
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2.1.3.3 Simulation Results & Discussion 
The functionality of the proposed circuit was carried out using HSPICE tool  where the 
Taiwan Semiconductor Manufacturing Company (TSMC) 0.35 μm two-polysilicon and 
four-metal layer (2p4m) CMOS processes was employed to simulate the circuit. 
 
For the MOSFET to work in weak inversion forward saturation, the following two 
conditions must be satisfied [37], 
 
                     
                      
                                                    (2.43) 
                                                                          (2.44)  
The threshold voltage for the NMOS transistor is 0.582V and that for the PMOS transistor 
is −0.766V in our process and the voltage supply in the simulation is ±0.75V. To comply 
with equations (2.43) and (2.44), the aspect ratios of all transistors of the proposed 
logarithmic function circuit are listed in table (2.3) and the bias current can be set from 
40nA up to 175nA. 
 
 
Table 2.3 Summery of transistors dimensions of figure (2.13) 
Transistor 
Aspect Ratio  
     
     
 
Ratios 
M1-M2          2 
M3-M4          1/5.6 
M5-M6        60 
M7-M8       1 
 
39 
 
50 100 150 200 250 300 350
-150
-100
-50
0
50
100
Input current, Iy (nA)
O
u
tp
u
t 
C
u
rr
en
t,
 I
o
u
t 
(n
A
)
 
 
Simulated
Calculated
10
2
-100
-80
-60
-40
-20
0
20
40
60
80
100
Input current, Iy (nA)
O
u
tp
u
t 
C
u
rr
en
t,
 I
o
u
t 
(n
A
)
 
 
Simulated
Calculated
The simulated results are shown in figure (2.14) where the bias current             
(i.e.         ),          and VDD=-VSS=0.75V. As the input current    varies from 
20nA to 350nA (while        ), the measured output current range can be 173.1nA 
(from -93.83nA to 79.25nA). It appears from figure (2.14) that the simulated results are in 
very good agreement with the required function which confirms the functionality of the 
developed design. The output current was measured by forcing it through a grounded load 
resistor      . On a semi-logarithmic scale the transfer (or         ) curve will, 
therefore, be a straight line. The measured maximum power consumption is 0.5 μW. 
 
 
 
 
 
 
 
 
 
    (a)                                                                                               (b) 
Figure 2.14 DC transfer characteristics of logarithmic circuit 
(a) Linear scale (b) Semi-Log scale of x-axis 
 
However, as the bias current was set to 115nA and 170nA, respectively; under the same 
test conditions, the corresponding output current ranges are about 147.1nA (from -79.4nA 
to 67.7nA ) and 211nA (from -115.2nA to 95.8nA ), respectively. It is clear that as the 
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      increased the output dynamic range will increased. Figure (2.15) shows the output 
current curves with different values of the gain term (     ).  
 
 
 
 
 
 
 
 
 
 
 
Figure 2.15 The output current with different gain values 
 
If the current    is set to 80nA, 100nA and 120nA, the zero output current will be at 
  =80nA, 100nA and 120nA, respectively. The results of the output current with different 
   are shown in figure (2.16). As    increased, it is observed that at higher values of the 
input current,  , the corresponding error will be less than the error at lower values of the 
input current and vice versa. The errors between the simulated results and the theoretical 
values calculated by equation (2.30) have calculated with      =115nA, 135nA and 
170nA, respectively. The maximum measured error was 5.7%. 
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Figure 2.16 the output current with different Ix (different zeros of output current) 
 
The stability of the proposed design against the temperature variation has been confirmed, 
the temperature was varied from -25 to +75   (in degree Celsius) and the output current 
was compared. The output current was normalized to its current at level +25   and it 
appears from figure (2.17) that      shows good performance with temperature variation. 
The frequency response of the proposed logarithmic circuit is shown in figure (2.18), 
where the simulation was performed with the    =100nA, the magnitude of the input DC 
and small signals were 165nA and 135nA, respectively, and also a 10pF capacitor was 
attached to the output as a load. At the bias current      =135nA and 115nA, the 
corresponding −3 dB bandwidth is 7.56 MHz and 7.88 MHz, respectively. 
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Figure 2.17 Simulation results for temperature independency 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.18 Frequency response of the proposed logarithmic circuit 
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The transient simulation shown in figure (2.19) was measured by applying the sinusoidal 
input current    with peak amplitude of 135nA, DC component of 165nA and the 
frequency is 1MHz. Figure (2.20) shows the output current waveform for the triangular 
input signal current of 280nA peak to peak and f=10 kHz. The proposed circuit in figure 
(2.13) has been simulated for           realization. If     varied from 20nA to 350nA 
(while   =100nA) the corresponding output current results in semi-log scale are shown in 
figure (2.21). The gain of           realization has been adjusted by taking three different 
values of the bias current,      =115nA, 135nA and 170nA, respectively, as shown in 
Figure (2.22). Figure (2.23) shows the performance of the proposed logarithmic circuit 
     
 
   
  
  
  for changes of ±1% in the parameter W/L for transistors M5 and M6. 
Inspection of figure (2.23) shows that the proposed logarithmic function enjoys good 
performance with variations in W/L with maximum deviation ± 4.5%. 
 
 
 
 
 
 
 
 
 
 
Figure 2.19 Transient response 
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Figure 2.20 Triangular wave response 
 
 
 
 
 
 
 
  
 
 
 
Figure 2.21 The output current response for log(1/x) realization 
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Figure 2.22 Gain adjustment for log(1/x) realization 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.23 Variation of      with ±1% change in W/L of transistors M5 & M6 
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The summary of the performance comparison with the most recent published works is 
listed in table (2.4). 
 
 
Table 2.4 Performance comparison  
 
Parameter 
Performance 
[26] [27] [28] Proposed Work 
Process 0.18μm BiCMOS 0.5μm CMOS 0.18μm CMOS 
0.35  , 2p4m 
CMOS 
No. of transistors 9 (2 BJT) 21 4 8 
Passive elements e.g. 
R & C 
Two resistors Two resistors Non Non 
Operation Region Active (BJT) Weak inversion Weak inversion Weak inversion 
Voltage Supply (V)   1.3 -ـــــــ 1.8 ±0.7 
Input\output Voltage\ voltage Current\ current Current\ voltage Current\current 
Max. linearity error 36dB (63%) NA 5% 4.7% 
Power dissipation 
(μW) 
17750 NA 0.3 0.675 
Gain controllability No Yes No Yes 
True for        
 ? 
Not satisfied Not satisfied Satisfied Satisfied 
Temperature Dependent 
Compensated using a PTAT* 
and resistive cancellation 
technique 
Dependent Independent 
 
**
Proportional-to-absolute- temperature (PTAT) 
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2.2 CMOS Exponential Function Circuit 
2.2.1 Introduction 
The exponential function generator produces an output waveform (current/voltage) which 
is an exponential function of the input waveform (current/voltage). The exponential 
characteristics can be easily obtained in BiCMOS or Bipolar technologies using the 
intrinsic characteristics (      ) of the bipolar transistors [38]. Though, it is not easy to 
realize such function in CMOS technology because the inherent square-law or linear 
characteristics of MOSFET operating in strong inversion region. So the widely used 
technique to implement analog exponential function circuits using MOSFET in strong 
inversion is based on pseudo-approximations. To mathematically implement the 
exponential function by this method, different approximations have been already 
introduced; Taylor series 2
nd
 order [39-42], Taylor series 4
th
 order [43], Pseudo 
exponential [44], Pseudo-Taylor approximation [45], Modified Pseudo-Taylor 
approximation [46], approximation proposed by Ming-Lang et. al. in 2008 [47]. 
A MOSFET device biased in weak inversion region is a well-known approach to 
introduce an exponential function due to the exponential relationship between      and 
    of MOSFET in weak inversion regime; see for example references [28-29, 48-49] and 
some of the references cited therein. Referring to equation (1.3), the drain current of 
MOSFET in weak inversion region is given by: 
           
 
 
  
  
 
       
   
 
 
Although the low     voltage makes this technique efficient in low voltage applications 
compared with approximations that use MOSFET in strong inversion regime but, 
obviously, the exponential relation between      and     is not perfect because it suffers 
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from strongly temperature dependency, threshold voltage variation effect and sensitivity 
against process variation. Therefore, it is highly preferred to design exponential function 
generator satisfies the following: 
 Accurate and stable exponential function design against temperature variation 
 Robust and efficient design versus the supply voltage variation 
 Current-input current-output exponential generator thus providing higher 
frequencies of operation and wider dynamic ranges. 
 Extended output range 
 Minimum linearity error   
In this thesis, a new exponential approximation is proposed. This approximation 
demonstrates 96 dB output dynamic range over maximum input range              
while keeping linearity error in ±0.5dB level. The implemented circuit is designed and 
simulated using 0.35μm CMOS process.  
 
2.2.2 Proposed Exponential Circuit Design 
MOSFETs biased in weak inversion region are used not to utilize the inherent exponential 
(       ) relationship but to simply implement x
2
 and x
4
 terms using translinear loops. 
The term x
4
 can be easily realized by two cascaded squaring units. Complete design of 
low voltage (±0.75V) and low power (6.13μW) current-input current-output exponential 
function generator is presented. A 96 dB range linearly in dB output current with ±0.5 dB 
linearity error was attained. The output current shows stable characteristics (±1.27dB) 
with 100℃ temperature range (-25℃ to 75℃). Additionally the design features with low 
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sensitivity against voltage supply variation which is ±3.35dB for ±10% variation from the 
nominal value. 
 
2.2.2.1 The proposed Approach 
Motivated by the approximations [39-47], a new approximation formula for exponential 
function generator is proposed in this thesis as follows: 
   
                 
                 
                                                                                                    (2.45) 
The plot in dB scale of equation (2.45) is shown in figure (2.24). The dB-value 
comparison of different approximations described in the prior art and the error of each one 
with the proposed equation (2.45) are shown in figure (2.25) and figure (2.26), 
respectively. From figures (2.25) and (2.26), it is evident that the proposed approximation 
achieves the best output range and maximum normalized input range compared to the 
other approximations with ±0.5dB error. 
Table (2.5) summarizes the output range and the input range of different approximations 
compared to the proposed pseudo-exponential in this work with linearity error less than 
±0.5dB. 
 
 
 
 
 
 
 
50 
 
-8 -6 -4 -2 0 2 4 6 8
-40
-30
-20
-10
0
10
20
30
40
Normalised Input(x)
V
al
u
e 
(d
B
)
 
 
-8 -6 -4 -2 0 2 4 6 8
-40
-30
-20
-10
0
10
20
30
40
Normalised Input(x)
V
al
u
e 
(d
B
)
 
 
20Log[e(-0.125x)
4
]
Denominator [0.025+(1-0.125x)4]
20Log[e(0.125x)
4
]
Numerator [0.025+(1+0.125x)4]
-8 -6 -4 -2 0 2 4 6 8
-80
-60
-40
-20
0
20
40
60
80
Normalised Input(x)
V
al
u
e 
(d
B
)
 
 
Exact
Prposed Approximation Eq. (2.45)
     
 
 
 
 
 
 
(a)                                                                                   (b) 
 
 
 
 
 
 
 
 
 
 
(c) 
 
Figure 2.24 Proposed approximation curves (a) Numerator (b) Denominator (c) Proposed equation (2.45) 
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Table 2.25 Different approximations comparison 
 
 
 
 
 
 
 
 
 
 
 
Table 2.26 The error between different approximations and the ideal function 
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Table 2.5 Different exponential approximations comparison 
 
Approximation Equation Input range 
Output 
range 
2nd Order Taylor Series 
[39] 
    
 
 
               13.3dB 
4th Order Taylor Series 
[43] 
    
 
 
   
 
  
   
 
  
              30dB 
Pseudo exponential 
[43] 
   
      
      
              14.8dB 
Pseudo-Taylor 
approximation 
(m=1) [45] 
   
     
      
 
           
           
              17.8dB 
Pseudo-Taylor 
approximation 
(m=0.82) [45] 
   
     
      
 
           
           
              27.2dB 
Modified Pseudo-
Taylor approximation 
[46] 
   
               
               
            56dB 
Approximation 
proposed in 2008 [47] 
    
       
        
 
 
 
                    
                   
            60dB 
Proposed    
                 
                 
              96dB 
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2.2.2.2 Circuit Description 
A. Circuit Design 
The full block diagram of the proposed design is shown in figure (2.27). The number of 
transistors used in the overall circuit is 65 MOSFETs without any passive elements and all 
of them stacked between ±0.75V voltage-supply. 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.27 Block diagram of the proposed current-mode exponential generator 
 
B. Squaring Unit (SU) 
The squaring unit used in block diagram shown in figure (2.27) is shown in figure (2.28). 
The voltage supply is ±0.75V and the aspect ratios of the transistors are illustrated in table 
(2.6). The constant currents equal to       and         can be easily provided by a proper 
current source and current sink of current     ; e.g. if the current      in figure (2.27) set 
1:8 1:8 
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Current Mirror 
   
B 
D 
F 
   
   
        
A 
   
   
        
C 
E 
Single-Quadrant 
Divider 
     
          
     Generator      Generator 
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to be 25nA, then the constant current       flows through M9 {in squaring unit, figure 
(2.28)} will be 100nA. 
 
 
 
 
 
 
 
 
 
 
Figure 2.28 Squaring Unit (SU) [17] 
 
With reference to figure (2.28), and by applying Translinear Loop (TL) through M1-M4 
transistors then, 
                                                                                                                (2.46) 
where     ,     ,      and      are the gate-to-source voltages of M1, M2, M3 and M4 
respectively. From equation (1.3) and equation (2.46), one can easily get the following:  
                                                                                                                              (2.47) 
since         ,          and         then the output current will be expressed as 
follows: 
     
  
 
     
                                                                                                                    (2.48) 
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Equation (2.48) represents the current-mode squaring function. Since the squaring circuit 
is a key block in the proposed current-mode exponential generator as indicated in figure 
(2.27), the simulation results has been carried out to demonstrate the validity of the 
theory. The corresponding maximum error is 1.5% and the circuit is stable with 
temperature variation as demonstrated in figure (2.31). 
 
Table 2.6 Aspect ratios of squaring unit 
Transistor Aspect Ratio  
     
     
 Ratio 
M1, M3       0.5 
M2, M4        13.1 
M5-M10     1 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.29 Simulation results of the SQ block 
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Figure 2.30 Error of the SU block 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.31 SU block results for different Temperatures 
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C. Current divider 
 
  
 
 
 
 
 
 
Figure 2.32 Single-Quadrant Divider [50]  
 
The transistors involved in dashed box Ma-Md in figure (2.32) forms a single-quadrant 
current divider [50] where all transistors are operating in subthreshold region. By 
analyzing this loop, we will get the following: 
                                                                                                               (2.49)  
                                                                                                                              (2.50)  
with      ,             ,             , and        . Then the equation (2.50) 
will be 
              
    
    
                                                                                                     (2.51) 
The transistor ratios are shown in table (2.7). The  
 
 
 
   
 
 
 
 
 
 
 
   
 to scale down the 
currents      and      so that transistors Mb (which represents the dividend quantity) and 
Mc (represents divisor quantity) can absorb this amount of current and as a result the 
quotient amount (represented by Md) can be improved in terms of accuracy. This implies 
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that the aspect ratios of all the transistors involved in the translinear loop must be selected 
to meet the anticipated dynamic range of the input and output currents. 
 
Table 2.7 Transistor dimensions of figure 2.2 
 
Transistor Aspect Ratio  
     
     
 Ratio 
Ma, Md         140 
Mb, Md         125 
Me-Mh     1 
Mi, Mk           1 
Mj, Ml           0.125 
Mm-Mn     1 
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D. Current Mirror (CM): 
Figure (2.33) shows the current mirror with two output currents. If the input current is Ix 
then two copies of this current can obtained at the output, Ix and –Ix. The dimensions of 
CM are listed in table (2.8). The simulation results with ±0.75V voltage supply are shown 
to verify the functionality of the circuit. Figure (2.34) and figure (2.35) shows the DC 
transfer characteristics and transient response, respectively. The error calculated is very 
small as shown in figure (2.36). 
 
 
 
 
 
 
 
 
Figure 2.33 current mirror (a) circuit (b) symbol 
 
Table 2.8 Dimensions of CM (figure 2.33) 
 
Transistor 
Aspect Ratio  
     
     
 
Ratio 
Mn1- Mn5 
 
    0.1 
Mp1-Mp5 
   
    0.17 
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Figure (2.34) DC curves of BDCM 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.35 Transient response of BDCM 
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Figure 2.36 Amount of Error (nA) for BDCM 
 
 
With the reference to the figure (2.27) there are six nodes A, B, C, D, E and F. The 
current flows through these nodes as follows: 
                         
  
    
                                                                      (2.52) 
                         
  
    
                                                                      (2.53) 
   
       
 
        
  
    
 
 
     
                                                                                              (2.54)  
   
       
 
        
  
    
 
 
     
                                                                                              (2.55) 
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By recall equation (2.51), the output current of the proposed EXPFG will be 
       
    
    
    
               
  
    
 
 
 
               
  
    
 
 
 
     
 
  
    
 
                                             (2.60) 
        
 
  
    
 
                                                                                                             (2.61) 
where      is the output current,    is the input ac signal,      is a constant current and    
is a DC component which can be used to scale the output signal. From equation (2.61), it 
is clear that the exponential current-mode generator can be realized and its output current 
can be adjusted by   . The full circuit of the proposed current-mode exponential function 
generator (EXPFG) is shown in figure (2.37). 
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Figure 2.37 The full circuit of the exponential function 
 
 
2.2.2.3 Current Mirror Mismatch 
Referring to the figure (2.27), if the current mirror         is not exact (i.e. it is equal to 
             ), then equations (2.58) to (2.60) can be reevaluated and the output current 
will be expressed as (See appendix A for more details): 
       
    
    
    
           
  
    
 
 
 
           
  
    
 
 
 
                                                                       (2.62) 
where         
     
      
. Assume that there is ±10% deviation from the exact value 
(0.025); the results shown in figure (2.38) show that the deviation is not significant.  
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Figure 2.38 Effect of mismatch in the current mirror 
 
2.2.3 Simulation Results 
The circuit in figure (2.37) is used to implement the proposed function and is verified by 
simulation in 0.35μm CMOS process technology with supply voltage ±0.75V. The 
threshold voltage of PMOS and NMOS is 0.833V and 0.572V in this process technology. 
The Tanner simulation result is illustrated in figure (2.39) where      equals to 25nA. 
Thus the x-axis,               , can be normalized as -6≤ x ≤6 for comparing to 
figure (2.25). The curve of the proposed function is very close to the ideal exponential 
function,    
 
  
    
 
, with a high output dynamic range, nearly 96dB. The error between 
the proposed function and the ideal exponential function,    
 
  
    
 
, is limited to ±0.5dB 
when                    , as illustrated in figure (2.40). 
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Figure 2.39 Linear-in-dB characteristics of the proposed EXPFG 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.40 The error in dB between the equation (2.45) and its CMOS implementation figure (2.37)  
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The simulation of transient response has been carried out with sinusoidal input signal of 
frequency 5 kHz. The results are shown in figure (2.41).  Figure (2.42) presents the results 
of normalized output current      (dB) at -25℃, +25℃ and +75℃. As expected the 
input\output characteristics are roughly stable with temperature variation. The linearity 
error remains less than ±1.5dB for the full scale of the input current range. The maximum 
deviation of the output current was about ±1.27 dB and is occurred for the normalized 
value 
  
    
      . 
Figure (2.43) clarifies the results of the normalized output current      (dB) characteristics 
for ±10% variation of the supply voltages     and     at the nominal temperature of 
25 C. The corner values of the supply voltage were ±0.675 V and ±0.825 V, where ±0.75 
V was the nominal supply. Table (2.9) summarizes the performance of the proposed 
circuit with recently published works. 
 
 
 
 
 
 
 
 
 
 
Figure 2.41 Transient response 
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Figure 2.42 Temperature variation -25℃, +25℃ and +75℃ 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 2.43 Linear-in-dB characteristics for ±10% variation in voltage supply 
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Table 2.9 Performance comparison table between different exponential function circuits 
 
Parameter [28] [39]
{1}
 [47] [49] This work 
Year 2011 2005 2008 2012 2012 
Voltage Supply 1.8V 1V 1.8V 1.5V ±0.75V 
Process 0.18μm CMOS 0.35μm CMOS 0.18μm CMOS 0.35 μm CMOS 0.35 μm, 2p4m CMOS 
Power dissipation 214nW 3.5μW NA 400uA 6.13uW 
Technique Exact Approximation Approximation Exact Approximation 
Operation Region Weak inversion Weak inversion Strong inversion Weak inversion Weak inversion 
Input Signal voltage current current voltage current 
Output Signal current current current current current 
Linear-in-dB range NA 8.5dB 58dB 40dB 96dB 
Linearity error ±0.92dB ±0.45dB ±0.5dB ±0.75dB ±0.5dB 
BW NA NA NA NA 105kHz 
∆T range Dependent NA NA -10°C : 70°C -25°C : 75°C 
Error due ∆T Dependent NA NA ±3dB ±1.27dB 
∆V range NA NA NA ±10% V ±10% V 
Error due ∆V NA NA NA ±1dB ±3.35dB 
      
      {1} Experimental 
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CHAPTER 3 
 
VARIABLE GAIN AMPLIFIERS (VGAs) 
 
To verify the effectiveness of the logarithmic and exponential structures proposed in 
chapter 2, different log-antilog based circuits for different applications have been 
developed in chapters 3 & 4. In this chapter two kinds of variable-gain amplifiers are 
presented; logarithmically-controlled variable-gain attenuator (LCVGA) and exponential-
control variable-gain amplifier. Variable-gain amplifier can be used in many applications 
that need gain control to improve the performance of the overall system. 
 
3.1 Logarithmically-Controlled Variable-Gain Attenuator (LCVGA) 
This design presents a novel current-mode building block for analog signal processing, 
namely logarithmic-control variable-gain attenuator (LCVGA). It consists of two 
Operational Transconductance Amplifier (OTA) and two PMOS transistors designed to 
work in subthreshold regime. The circuit operates from ±0.75V DC power supply with 
three transistors stacked in the electric path between +ve supply and –ve supply and 
consumes 0.6 µW. The output range is 43 dB with maximum error less than ±0.5dB.  The 
functionality of the proposed design was confirmed using Tanner tool in 0.35µm CMOS 
process technology. This circuit is expected to be a useful building block for AGCs for 
Bionic Ears (BE). 
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3.1.1 General Overview  
In signal processing, sometimes the signal may be too large to be handled. So 
compression (i.e. attenuation) process is needed to scale down the signal in order to 
process it properly. Such block can be found in high frequency applications like RF 
receivers [51], low frequency applications e.g. analog bionic ear processor [52] and 
automated gain control (AGCs) in auditory prostheses [53]. The attenuation 
characteristics can be carried out by a linear function, power-law compression or 
logarithmic characteristics. The inherent characteristics of MOSFET in subthreshold 
region have been utilized to introduce a current-mode logarithmically-controlled variable-
gain attenuator suitable for low power AGCs.  
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.1 Characteristics of the natural logarithmic curve 
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To more clarify the different regions of natural logarithmic input/output transfer curve; 
see figure (3.1). It can be seen that the compression (attenuation) process happened as 
follows: 
                
                                                                
  
                                                                
  
 
3.1.2 Proposed LCVGA 
The complete circuit diagram of the proposed design is shown in figure (3.2). It consists 
of two OTAs, current mirror and two PMOS transistors biased in weak inversion region 
used for current- to-voltage compression. Transistors in dashed boxes (M1-M4 and M7-
M10) form OTA1 and OTA2 respectively. Transistors M11, M12& M13 form the current 
mirror required to mirror Ibias from M11 into transistor M12 and M13 with 1:1 ratio. 
Figure (3.3) shows the block diagram for the realization of the proposed function. 
 
 
 
 
 
 
 
 
 
 
Figure 3.2 Proposed LCVGA 
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Figure 3.3 Block diagram for the realization of figure (3.2) 
 
With reference to figure (3.2),   the output current of the OTA is given by: 
                                                                                                                    (3.1) 
The transconductance    of the transistor in weak inversion region is given by: 
   
  
   
                                                                                                                         (3.2) 
Where   
  
    
, the transconductance of MOS in weak inversion used in the OTAs,    is 
the drain current of MOSFETs form differential pairs in OTA1 and OTA2 and is given by 
   
     
 
,     and    are the two input voltages. The control current     and input current 
   are converted to voltages   and    in logarithmic form through transistors M5 and M6 
respectively according to the following equations: 
                      
  
   
                                                                     (3.3) 
                      
  
   
                                                                     (3.4) 
Where     is the supply voltage and     is the source to gate voltage,    
  
 
 is the 
thermal voltage, n is the slope factor and     is the leakage current of the MOSFET. 
Combining equations (3.3) and (3.4) yields 
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                                                                                                   (3.5)  
              
  
  
                                                                                                   (3.6) 
According to equation (3.1) and by combining equations (3.2)-(3.6), one can easily get the 
equations (3.7)-(3.10) 
                                                                                                                       (3.7) 
                                                                                                                       (3.8)  
            
  
  
                                                                                                         (3.9) 
            
  
  
           
  
  
                                                                        (3.10) 
It is easy to show that the output currents of OTA1 and OTA2 are given by equations 
(3.11) and (3.12) expressed by: 
     
         
 
     
  
  
                                                                                                (3.11) 
     
     
 
    
  
  
                                                                                                      (3.12) 
With reference to figure (3.1) and from equations (4) and (5) the output current is given 
by: 
              
     
   
 
    
  
  
                                                                                                            (3.13) 
The amplifier current gain is given by: 
   
    
   
 
 
 
    
  
  
              
      
  
  
 
 
 
                                                                                                                 (3.14) 
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According to equation (3.14) a current-mode variable-gain attenuator can be realized and 
its attenuation amount can be logarithmically controlled by the controlled currents    and 
  . The output signal can be attenuated twice, one by the square-root and then by the 
natural logarithmic characteristics.    
 
3.1.3 Simulation Results 
The proposed LCVGA was simulated using Tanner tool in 0.35µm 2p4m CMOS process 
technology.  The results obtained at            ,          , and VDD = -VSS= 
0.75V. If a sinusoidal signal applied at the input                            and 
atten=0.5. It is clear from figure (3.4) that the simulated results are in very good 
agreement with the theoretical one, which confirms the functionality of the developed 
design. 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.4 Transient response of LCVGA when Atten=0.5  
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The stability of the design has been tested against temperature variations over 100  range 
(-25 :75 ). The circuit features 0.0541nA/1   over this range. Figure (3.5) 
demonstrates this claim. Up to 10MΩ load has been attached to the output terminal to 
verify the functionality of the circuit with different loads. As seen in figure (3.6), the 
circuit shows good performance with reasonable error up to 2.5MΩ. The Total Harmonic 
Distortion (THD) against different input amplitudes shows that the maximum THD is 
3.5% at   =100nA and f=10 kHz as shown in figure (3.7).  
The response of this structure to the step input presents an appropriate stability behavior 
whereas the transition time is 4.125μs as illustrated in figure (3.8). Different attenuation 
values have been taken and the corresponding output signals shown in figure (3.9). 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.5 Response with different temperatures  
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Figure 3.6 Response with different loads 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.7 THD of LCVGA 
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Figure 3.8 Step response of LCVGA 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.9       with different attenuation values 
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Transient response when     is a 10 kHz sinusoidal signal and       is a ramp is shown in 
figure (3.10);      is shown to have variable amplitude according to the control signal. 
Figure (3.11) shows the response when 100 kHz input signal is applied. 
 
 
 
 
 
 
 
 
                 (a)                                                                                                      (b) 
 
Figure 3.10 Transient response when       is ramp (a) 80nA p-p (b) 380nA p-p 
 
 
 
 
 
 
 
 
 
Figure 3.11 Transient response when    =100 kHz 
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The response of the circuit when a 380nA peak-to-peak and 80nA peak-to-peak triangular 
waveform applied is shown in figures (3.12) and (3.13), respectively.  
 
 
 
 
 
 
 
 
 
 
Figure 3.12 380nA peak-to-peak triangular  
 
 
 
 
 
 
 
 
 
 
Figure 3.13 80nA peak-to-peak triangular 
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Simulation for the frequency response of the proposed LCVGA was carried out as shown 
in figure (3.14). Firstly, 10kΩ resistive load was attached to the output. When atten= -0.5, 
0.5 and 0.693 the corresponding cut-off frequency is 30.62MHz, 0.5MHz and 0.36MHz, 
respectively. Secondly, 50pF capacitive load was attached in parallel with R=10kΩ and 
for atten= -0.5, 0.5 and 0.693 the corresponding cut-off frequency is 550 kHz, 230 kHz 
and 205 kHz, respectively. The simulated maximum power consumption for the proposed 
LCVGA is around 0.857μW. The transistors dimensions are listed in table (3.1) and the 
summary of the simulation results is listed in table (3.2). 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.14 The frequency response of the proposed LCVGA 
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Table 3.1 LCVGA transistors dimensions 
Transistor 
 
 
 (μm/μm) Ratios 
M1, M2, M7, M8 
   
      2 
M3, M4, M9, M10 
   
      1/5.6 
M5, M6 
  
     60 
M11, M12, M13 
  
    1 
 
 
Table 3.2 Performance summary 
 
Parameter Proposed LCVGA 
Process 0.35μm, 2p4m CMOS 
Operation mode Current-Mode 
Voltage Supply ±0.75V 
Minimum Atten. -0.8 
Maximum Atten. 0.693 
Max. linearity error 5% 
BW 
30.62MHz @ Atten=-0.5  
and 10kΩ resistance load 
Power Consumption 0.857μW 
THD 3.5% 
Applications e.g. AGCs for Bionic Ears (BE) 
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3.1.4 Conclusion  
In conclusion, a new kind of VGA has been disclosed. It is current-mode OTA-based 
logarithmic-control VGA (LCVGA). The developed design enjoys simplicity and 
attractive for integration. This block can be a very useful block in analog signal 
processing circuits and systems. The design operates from low voltage supply and 
consumes very small amount of power. 
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3.2 Exponential-Control VGA 
3.2.1 Introduction 
The linear-in-dB variable gain amplifier (VGA) is usually employed in Automatic Gain 
Control (AGC) loop to increase the signal-to-noise ratio (SNR).  
Various approaches have been reported to implement VGAs circuits [43, 54-61] and such 
circuits can be found in several signal processing applications e.g. wireless receivers [54] 
in order to enhance the system performance regarding the linearity, SNR and power 
consumption, global positioning system (GPS) receivers [55], disk drives [56], biomedical 
signal acquisition [57] and direct-conversion receivers [58].  
Among the most significant demands of VGAs are the wide range of gain variation, low 
sensitivity against voltage supply variation, small chip size and consequently low power 
consumption. 
 
3.2.2 Proposed Exponential-Control VGA 
The proposed exponential-control VGA is developed based on the new approximation 
given in equation (2.45) and its CMOS implementation shown in figure (2.37) chapter 2 
with small modification where the control signal was applied to the input of the EXPFG 
cell and the input small signal has been added to the DC component    in the divider 
included in EXPFG as illustrated clearly in the figure (3.15). 
 According to Kirchhoff's Current Law (KCL) “the sum of current into a junction equals 
the sum of current out of the junction”, then the current flows through Z node in figure 
(3.15) will be obtained as shown in equations (3.15)-(3.18): 
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Figure 3.15 The proposed structure of exponential-control VGA 
 
                
 
     
    
 
                                                                                              (3.15) 
          
 
     
    
 
                                                                                                          (3.16) 
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                                                                                                        (3.19) 
where    is the current gain,       is the control signal and      is the reference constant 
current. From equation (3.18), it is obviously that a variable-gain amplifier can be realized 
and its gain can be exponentially controlled by the control current      . This current-mode 
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structure exhibits a linear-in-dB controllable output range of 71 dB with ±0.5 dB linearity 
error over maximum input control signal -150nA≤      ≤100nA. 
The gain in linear dB scale is calculated as follows: 
                
 
     
    
 
                                                                                        (3.20) 
To more simplify equation (3.20),      -     relationship can be used as the following: 
         
     
      
                                                                                                          (3.21) 
         
    
 
     
    
 
 
      
                                                                                               (3.22) 
            
     
    
                                                                                                      (3.23) 
Equation (3.23) readily shows that the gain in dB scale is linearly proportional to the 
control signal. 
 
3.2.3 Simulation Results 
Simulation results are given to verify the theory of the proposed VGA. Tanner tool is used 
with standard 0.35μm CMOS process to simulate the proposed structure of exponential-
control VGA in figure (3.15). The circuit operates from ±0.75 V voltage supply and the 
current      is set to 25nA. Figure (3.16) shows that the output control range is around 
71dB with ±0.5dB linearity error. Different values of       (-17.33nA, 0nA and 17.33nA) 
have been used to meet 0.5, 1 and 2 gain values, respectively, and as a result the eventual 
output signal changed accordingly as shown in figure (3.17). 
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Figure 3.16 Simulation results of the proposed exponential-control VGA 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.17 Different gain values effect 
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Transient analysis of the overall circuit is shown in figure (3.18); where     is a sinusoidal 
signal with 10 kHz frequency and 20nA amplitude and       is chosen to be a ramp. The 
figure demonstrates the variable gain effect on the amplitude of the output current. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 3.18 Transient analysis of the overall circuit     is a 10-kHz sinusoidal signal and       is a ramp.      is shown to 
have variable amplitude 
 
The response of the proposed VGA when a sinusoidal input signal with f=10 kHz and 
20nA amplitude is applied and the control signal is triangular 200nA peak-to-peak with 
f=1 kHz and 10 kHz sinusoidal with amplitude of 100nA is shown in figure (3.19) and 
(3.20), respectively. At point of             the VGA gives highest amplification and 
             gives highest attenuation. 
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Figure 3.19 VGA response with triangular control signal 
 
 
 
 
 
 
 
 
 
 
Figure 3.20 VGA response with sinusoidal control signal 
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The effect of the load and different amplitudes has been studied and simulated by 
sweeping the load form 0 to 10 MΩ when the amplitude is set to be 40nA and the 
amplitude of the input varies from 10nA to 50nA when the load set to be 10 kΩ and 
results are shown in figures (3.21) and (3.22), respectively. 
 
 
 
 
 
 
 
 
           
                             Figure 3.21 Load effect                                          Figure 3.22 Different     amplitude effect  
 
AC simulation is given in figure (3.23) with resistive (R) and complex (RC) load effect. If 
R=10kΩ while Gain= 0.5, 1 and 2, the corresponding -3dB frequency is 174 kHz, 242 
kHz and 291 kHz, respectively but if C=50pF is added parallel with R, then for Gain= 0.5, 
1 and 2 the -3dB frequency is 132 kHz, 170 kHz and 181 kHz, respectively. 
Table (3.3) outlines the most features of the proposed VGA compared to the prior works. 
These performance parameters are either better or compare favorably with the reported 
state-of-the-art VGAs. 
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Figure 3.23 AC response 
 
Table 3.3 Comparison with prior works 
Parameter [58] [59] [60] [61] This Work 
Year 2012 2004 2006 2009 2012 
Process (CMOS) 0.18μm  0.5μm  0.18μm  0.18μm  0.35μm  
Gain (dB) -3 to 45 -26.79 to 23.94 0 to 95 -10 to 50 -49 to 22 
Stages 1 1 3 3 1 
Voltage supply 1.8V 2V 1.8V 1.8V ±0.75V 
BW 3 MHz 134 kHz 32 MHz 8 MHz 181 kHz 
a 
Power consumption 0.549mW 1.6μW 6.48mW 6.7mW 12.782μW 
 
a 
@ RC=0.5μs & Gain=2 
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CHAPTER 4 
 
LOG-ANTILOG COMPUTATIONAL CIRCUIT 
 
Log-antilog based versatile building block for implementing computational functions such 
as four-quadrant multiplier, squarer, divider, inverse and cube-law in analog domain is 
proposed and simulated in 0.35μm 2p4m n-well CMOS process using Tanner tool. The 
proposed block features current-mode operation and consumes around 13.184μW from 
±0.75 V power supply. The linearity error is less than 4.1% and the -3 dB bandwidth of 
the overall circuit has been observed to over 700 kHz. The total harmonic distortion 
(THD) is found to be less than 2.25%. Simulation results of all proposed functions are 
given to verify the theoretical analysis. 
  
4.1 Introduction 
Analog computational circuits like multiplier, squarer and divider represent pivotal 
elements in the design of many integrated circuits for numerous signal processing 
applications; for example: AM modulators, frequency doublers, equalizers, fuzzy systems, 
neural networks and etc. 
Several computational circuits have been introduced in the previous literature [6, 62-95]. 
However, many of them are in voltage-mode [62-75], other configurations need at least 
three times of the threshold voltage, thereby aren’t proper for low voltage applications 
[85-89], consume a relatively large area [83, 90, 91], have limited bandwidth [86-91] and 
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large linearity error [88, 90-95]. The topology proposed in [63] can work for voltage-
mode and current-mode but employs floating-gate MOS transistors i.e. require higher 
supply voltage and it is not suitable for low voltage operation. Since current-mode circuits 
received more attention than their voltage-mode counterparts, some current-mode 
configurations are reported in the prior art [6, 76-81]. The most recent work [6] uses 
MOSFET biased in weak inversion region to introduce computational circuit capable of 
performing multiplication, division, squaring and 1/x functions. However, the main 
drawback of this circuit is the limited input range. 
In specific applications; cost, small area on the chip, low voltage operation, power 
consumption, high accuracy and current-mode operation (i.e. wide range of frequencies) 
are required and necessary for integration as a part of VLSI. 
 
4.2 Proposed Log-Antilog Based Computational Circuit 
The developed topology of the computational circuit shown in figure (4.1) is based on the 
log-antilog cells proposed in chapter (2). According to figure (4.1), two current mirrors, 
four logarithmic circuits, and two exponential function generators have been used to 
implement a multifunction current-mode circuit efficient to perform different 
computational operations in analog domain.  
 
 
 
 
 
93 
 
 
 
  
 
 
 
 
 
 
 
 
Figure 4.1 Log-Antilog Computational circuit implementation 
 
With the reference to figure (4.1), the current at node 1 and node 3 are shown in equations 
(4.1) and (4.2) respectively: 
       
     
 
  (
        
      
)                                                                                                (4.1) 
          
(
     
 
  (
        
      
)
    
)
                                                                                          (4.2) 
Using the properties of logarithmic exponential functions will result in: 
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Where   
     
     
 is the power factor ratio,     ,     ,     and     are the input signals, and 
   is constant current used to scale the output signal. Clearly, equation (4.3) is efficient to 
implement different computational functions like multiplication, division, squaring, 
inverse, raise to power and parametric current amplifier. In order to demonstrate the 
feasibility of the proposed circuit in figure (4.1) and equation (4.3), simulation results for 
different functions has been carried out using Tanner tool in 0.35µm n-well 2p4m CMOS 
process. 
 
 4.3 Four-Quadrant Multiplier 
To implement four-quadrant multiplier, design  =1 by choosing             in equation 
(4.3). According to figure (4.1), the current flows in the different nodes will be as follows: 
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                                                                                                      (4.12) 
95 
 
-100 -80 -60 -40 -20 0 20 40 60 80 100
-15
-10
-5
0
5
10
15
Input current, i
y1
 (nA)
O
u
tp
u
t 
C
u
rr
en
t 
(n
A
)
  where   
         
      
, is the DC component which shifts the ac small signal. Subtracting k 
in equation (4.12) to get: 
     
         
      
                                                                                                              (4.13) 
From equation (4.13) and if     and     are the input current signals, a current-mode four-
quadrant analog multiplier can be obtained and its output current,      can be scaled by 
any of the constant currents   ,     or    . 
The simulation was carried out with the voltage supply ±0.75 V and the aspect ratios of 
all transistors of sub-circuits as indicated in chapter 2. With              ,     
          and        , when the input current     varies from -100nA to 100nA 
while the input current     steps from -100nA to 100nA by 20nA, the results of DC 
transfer characteristic of the proposed analog 4-Q multiplier is shown in figure (4.2). The 
maximum linearity error is around 1.8%. 
 
 
 
 
 
 
 
 
 
 
Figure 4.2 DC transfer characteristics of the proposed 4-Q multiplier 
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The proposed multiplier can be utilized as an amplitude modulator (AM). If the input 
waveforms are         (     ) and         (     ), where A=100nA is the 
amplitude of the waveforms,     is the carrier waveform with f1=10 kHz and     is the 
modulating waveform with f2=1 kHz, respectively, the output modulated waveform     is 
clearly shown in figure (4.3). It has the same frequency of     but its amplitude changed 
according to     . Figure (4.4) illustrates the functionality of the proposed multiplier as 
AM modulator when the modulating waveform     is a rectangular signal with 200nA 
peak-to-peak and 1 kHz frequency. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.3 The proposed multiplier is used as a modulator 
 
97 
 
0 0.5 1 1.5 2 2.5 3
-150
-100
-50
0
50
100
150
Time(ms)
C
u
rr
en
t 
(n
A
)
 
 
Carrier Signal(Iy1)
Modulating Signal(Iy2)
0 0.5 1 1.5 2 2.5 3
-10
0
10
Time(ms)
C
u
rr
en
t 
(n
A
)
 
 
Observed AM
 
 
 
 
 
 
 
 
 
 
 
Figure 4.4 AM modulator with rectangular      
The frequency response of the proposed multiplier is shown in figure (4.5). If 10kΩ 
resistance load was attached to the output terminal and the capacitance load was set to 0, 
20pF, 40pF, 60pF, 80pF and 100pF, the corresponding -3-dB bandwidth is about 722 
kHz, 681 kHz, 609 kHz, 587 kHz, 536 kHz, and 516 kHz, respectively. The main cause 
for the restricted bandwidth of the proposed design is due to the subthreshold limitations. 
The total harmonic distortion (THD) of the circuit in figure (4.1) is shown in figure (4.6). 
The maximum THD is 2.25%. The simulated power consumption is around 10µW 
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Figure 4.5 Frequency response of the proposed circuit in figure (4.1) 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.6 THD of the output waveform for different input amplitudes 
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4.3.1 Mismatch effect 
Referring to equations (4.3) and (4.12), if       is not exact equal to       {i.e. (      
        ) → (      )} and if k is not exact (i.e.   
         
      
   ), then the 
output current expressed in equation (4.13) can be rewritten as indicated in equation 
(4.14): 
     
         
      
      
  (             )
      
 (     )
  (             )
      
                     (4.14) 
where: 
   [
                           
      
]
  
  
   [
                           
      
]
  
   
   (     )     
   
  
     
  
Inspection of equation (4.14) clearly shows that the output current of the computational 
circuit comprises four current components. The desired component that is proportional to 
the multiplication of the input signals in addition to three undesired components. The first 
undesired component is a constant current component and the other two undesired 
components are a current proportional to the input current. (See appendix A for the full 
derivation). 
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4.4 Squarer 
The squaring function can be obtained easily from equation (4.13) by imposing the input 
currents to be            , and then equation (4.13) can be rewritten as (4.15) 
        
                                                                                                                       (4.15) 
where   
   
      
 is a constant quantity used to scale the output signal. It is evident from 
equation (4.15) that the squaring function is implementable. To demonstrate the validity 
of equation (4.15), simulation results using Tanner tool are given with 0.35µm CMOS 
process technology. The squaring DC transfer curve is shown in figure (4.7). The output 
signal is in very good agreement with the expected signal with 0.1 nA offset due to the 
mismatched devices. 
The proposed squaring circuit can be employed as a frequency doubler. By using the 
following Power-Reducing Identification  
    ( )  
 
 
[     (  )] 
and if the input signal,   , has the frequency          , the output signal with      
     can be obviously seen in figure (4.8). Figure (4.9) shows the output squaring signal 
if a 200nA peak-to-peak triangular signal with f=1 kHz has been applied at the input. 
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Figure 4.7 Squaring DC transfer characteristics 
 
  
 
 
 
 
 
 
 
 
 
 
Figure 4.8 The proposed circuit is used as a frequency doubler 
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Figure 4.9 Squaring response with a triangular input signal  
 
4.5 Divider 
With reference to the equation (4.13), if     (numerator) is the dividend and     
(denominator) is the divisor, and keeping all other currents fixed, then the output current 
(quotient) is given by: 
      
   
   
                                                                                                                    (4.16) 
where   
      
   
 kept constant. From equation (4.16), a two-quadrant divider (2-Q) can 
be realized in current-mode operation. The simulation of the DC characteristics is shown 
in figure (4.10), where the dividend,     varies from -100nA to 100nA and the divisor,     
steps from 100nA to 200nA by 10nA. According to the results, the maximum linearity 
error is 4.1%. 
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Figure 4.10 DC input/output transfer curves of the 2-quadrant divider 
 
The transient response results are shown in figure (4.11), (a) and (b) for triangular and 
sinusoidal signals, respectively. 
 
 
 
 
 
 
 
  
                 (a)                                                                                              (b) 
 
Figure 4.11 Transient response (a) triangular (b) sinusoidal  
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4.6 1/x Function 
The inverse operation is a special case from the division one. So, with keeping     
constant in equation (4.15), the output current is, therefore, proportional to the inverse of 
the current     and as a result the equation (4.16) will be in the equation (4.17) form: 
      
 
   
                                                                                                                    (4.17) 
where   
         
   
 is the constant term. The simulation results are illustrated in figure 
(4.12) where     varies from 10nA to 300nA while     varied from -200nA to 200nA in 
steps of 25nA. 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.12 Simulation results of 1/x function with different      
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4.7 Cube-Law Function 
According to figure (4.1) and equation (4.3), if   is chosen to be equal to 
 
 
. Setting 
           ,         and              , then the equation (4.3) can be rewritten as 
follows: 
        
  
  
  (   )
                                                                                                        (4.18) 
From equation (4.18), the current at node 3 in figure (4.1) is proportional to the cubic of 
the input current. A pure cube-law circuit can be readily realized from the equation (4.18) 
by using a couple of them in a balanced structure and additional circuit will be added for 
constant shift compensation. The proposed cube-law design has low power-consumption 
(13.3µW) and it is also operates under low voltage supply (±0.75 V) but the drawback of 
this circuit is that the error is relatively significant (12%). The simulation of the cube-law 
design is displayed in figure (4.13) where a triangular input signal with 200nA p-p has 
been applied. 
 
 
 
 
 
 
 
 
 
Figure 4.13 Triangular response of the proposed cube-law circuit 
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4.8 Multi-input Analog Multiplier (MIM) 
In the field of analog signal processing, sometimes, it is needed to multiply multiple 
signals simultaneously [96]-[98]. The conventional way to achieve this necessity is shown 
in figure (4.14). Depending of the number of inputs, the multiplier circuits are cascaded. 
Unfortunately, this method increases error at the output, because multiplication naturally 
is an additive operation. Therefore the noise which is generated in the first stage of the 
multiplier will be amplified in the next stages [99]. 
 
 
 
 
 
Figure 4.14 Conventional multi-input multiplier 
 
With Log-Antilog properties a multiple input multiplier can be easily obtained. To 
demonstrate this claim, a novel multiple input analog multiplier has been developed as 
indicated in figure (4.15) where four input currents can be multiplied simultaneously. 
Only four simple parallel logarithmic circuits in series with one exponential generator 
(proposed in chapter 2) have been used. Simulation results have been carried out and 
figure (4.16) confirms the functionality of the proposed design. 
 
 
 
 
107 
 
0 0.5 1 1.5 2
-100
-50
0
50
100
Time(ms)
In
p
u
t 
C
u
rr
en
ts
 (
n
A
)
 
 
Iy1
Iy2
Iy3
Iy4
0 0.5 1 1.5 2
-10
0
10
20
30
Time(ms)
O
u
tp
u
t 
C
u
rr
en
t 
(n
A
)
 
 
Observed
Ideal
 
 
 
 
 
 
 
 
Figure 4.15 The proposed block diagram which can multiply 4 input currents 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 4.16 Simulation results of MIM structure 
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The performance of the proposed log-antilog computational circuit compared to recently 
published works is shown in table (4.1). 
 
Table (4.1) Performance comparison 
 
Parameter [6] [62] [95] This Work 
Year 2012 2010 2005 2012 
Functions 
Multiplication, 
squaring, division and 
inverse 
Multiplication Multiplication 
Multiplication, squaring, 
division, inverse, cube-law 
MIM multiplier 
Technique Translinear loops 
new design 
principle 
Translinear 
loops 
Log-antilog 
Operation 
Mode 
Current-mode Voltage-mode Current-mode Current-mode 
CMOS 
Process 
0.35μm 0.35μm 0.35μm 0.35μm 
Supply 
Voltage 
±0.75V 2V 2V ±0.75V 
Linearity error 0.3% 3.2% 5% 1.8% (multiplier) 
-3 dB BW 2.3MHz 268 kHz 200 kHz 722 kHz 
THD 0.7% 4.2% 0.9% 2.25% 
Power 
Consumption 
2.3μW 6.7μW 5.5μW 13.184μW 
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CHAPTER 5 
 
CONCLUSION AND FUTURE WORK 
 
The use of MOSFETs operating in weak inversion region in designing analog 
computational circuits has been investigated. In this regard, two new current-mode 
logarithmic function circuits have been proposed in addition to current-mode exponential 
function generator. To confirm the validation of the proposed non-linear blocks, different 
structures for various applications were presented. Firstly, two kinds of variable-gain 
amplifiers have been developed. Secondly, log-antilog computational circuit efficient to 
perform multiple arithmetical operations in analog domain has been introduced. 
 
5.1 Conclusions 
MOSFETs operating in weak inversion region have proved to be feasible and effective in 
designing different circuits for analog signal processing applications and as such the main 
attractive parameters are the low voltage operation, small area on the chip and ultra low 
power consumption. From this fact, MOSFETs operating in this region is receiving more 
attention especially in biomedical applications where the power consumption is a key 
parameter. 
In this thesis, the MOSFETs operating in weak inversion region have been utilized to 
design two current-input current-output logarithmic function circuits. The proposed 
circuits feature with simplicity, suitable for low voltage environment, stable with 
temperature and process variations. 
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Moreover, new exponential approximation has been presented to achieve large output 
range around 96dB while keeping the error amount less than ±0.5dB. This approximation 
has been implemented by MOSFETs using translinear loops. 
To investigate the capability of the logarithmic and exponential circuits, different log-
antilog applications have been presented and simulated. 
Two kinds of variable-gain amplifier; logarithmically-control variable-gain attenuator 
(LCVGA) and exponential-control variable-gain amplifier are introduced. 
Finally, computational circuit based on logarithmic exponential cells has been presented 
in order to perform numerous arithmetical operations. 
 
5.2 Directions for Future Work 
Since nothing is perfect and complete in this life, this work can be improved and 
expanded in some directions. 
 Introducing the physical layout of the exponential function generator and then the 
layout of the overall computational circuit and VGAs. 
 Fabrication of these circuits and testing them experimentally to demonstrate the 
validity of the theory and simulation. 
 Implement the exponential current-mode circuit with MOSFET in strong inversion 
and then build a VGA with very high gain by cascading more than one stage. 
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Appendix A 
Chapter 2: 
Referring to the figure (2.27), if the current mirror         is not exact (i.e.         
     ), then equations (2.53) and (2.54) can be rewritten as: 
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                                                      (A.4) 
By recall equation (2.55), the output current of the proposed EXPFG will be 
       
    
    
    
           
  
    
 
 
 
           
  
    
 
 
 
                                                                        (A.5) 
where         
     
      
. Assume that there is ±10% deviation from the exact value 
(0.025); the results show that the deviation is not significant. 
 
Chapter 4: 
Referring to chapter (4) section (4.2) and section (4.3), if                then: 
  
        
     
   
  
     
  
         
where    
  
     
  is a very small value represents the error amount.  
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then equation (4.3) can be rewritten as follows: 
          
        
      
  
        
      
 
  
                                                                                   (A.6) 
equations (4.10) and (4.11) can expressed as 
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With             
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Moreover, if k is not exact (i.e.   
         
      
   ), equation (4.13) can be modified to 
read 
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Appendix B 
 
Publications 
 
During this study, the following journal and conference papers were produced: 
 
Patents/ Disclosures: 
[1] Karama M. AL-Tamimi and Munir A. AL-Absi “A Controllable Current-Mode 
CMOS Logarithmic Function Circuit,” filed with the U.S. Patent and Trademark 
Office (USPTO), U.S.A, on March 12, 2012, Docket# 33000.61. 
 
Refereed Journal /Magazine Articles: 
[1] Munir Al-Absi and Karama Al-Tamimi, " A CMOS Current-Mode Log(x) and 
Log(1/x) Functions Generator”, under review in International Journal of 
Electronics (IJE) 
[2] Munir Al-Absi and Karama Al-Tamimi, " Logarithmic-Control Variable Gain 
Amplifier (LCVGA), submitted to International Journal of Electronics 
[3] Karama Al-Tamimi & Munir Al-Absi, “Taylor Series-Based Current Mode CMOS 
logarithmic Circuit, Submitted to AEU - International Journal of Electronics and 
Communications 
[4] Karama AL-Tamimi and Munir AL-Absi “Realization of 96 dB-Linear 
Exponential Current Generator” To be submit to Analog Integrated Circuits and 
Signal Processing, Springer. 
 
 
 
Refereed Conference Publications: 
[1] Karama AL-Tamimi and Munir A. AL-Absi, "A new CMOS Current-Mode 
Logarithmic Circuit," IEEE Student Conference on Research and Development, 
2012, pp 82-86 
[2] Karama AL-Tamimi and Munir A. AL-Absi , “A Novel Logarithmic Current-
Controlled Current Amplifier (LCCA)”, World Academy of Science, Engineering 
and Technology , Vol. 61, 2012, pp. 496-498 
[3] Munir A. AL-Absi and Karama AL-Tamimi, “A Current-Mode Controllable 
Logarithmic Function Circuit using MOSFET in Subthreshold” , Proceedings of 
The World Congress on Engineering and Computer Science (WCECS 2012) 2012, 
pp844-846 
[4] Karama AL-Tamimi and Munir A. AL-Absi, “An Ultra Low Power High 
Accuracy Current-Mode CMOS Squaring Circuit ” , Proceedings of The World 
Congress on Engineering and Computer Science 2012, pp872-874 
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